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1. Introduction      
The advantages of superior power density, high-performance motion control with fast speed 
and better accuracy, are such that PMLSM (Permanent Magnet Linear Synchronous Motor) 
are being increasingly used in many automation control fields as actuators (McLean, 1988; 
Gieras & Piech, 2000; Budig, 2000;), including computer-controlled machining tools, X-Y 
driving devices, robots, semiconductor manufacturing equipment, etc. However, the 
PMLSM does not use conventional gears or ball screws, so the payload upon the mover 
greatly affects the positioning performance (Liu et al., 2004). To cope with this problem, 
many advanced control techniques (Qingding et al., 2002; Lin et al., 2007; Wai & Chu, 2007), 
such as fuzzy control, neural networks control and robust control have been developed and 
applied to the position control of the PMLSM drive to obtain high operating performance. 
However, the execution of a neural network or fuzzy controller requires many 
computations, so implementing these highly complex control algorithms depend on the PC 
systems in most studies before (Qingding et al., 2002; Liu et al., 2004). In recent years, the 
fixed-point DSP (Digital Signal Processor) and the FPGA (Field Programmable Gate Array) 
provide a possible solution in this issue (Lin et al., 2005; Kung, 2008). Comparing with 
FPGA, although the intelligent control technique using DSP provides a flexible skill, it 
suffers from a long period of development and exhausts many resources of the CPU. 
Nowadays, the FPGA has brought more attention before. The advantages of the FPGA 
includes their programmable hard-wired feature, fast time-to-market, shorter design cycle, 
embedding processor, low power consumption and higher density for the implementation of 
the digital system (Cho, et al., 2009; Monmasson & Cirstea, 2007; Naouar et al., 2007; Kung & 
Tsai, 2007; Jung & Kim, 2007; Huang & Tsai, 2009; Kung, et al., 2009). FPGA provides a 
compromise between the special-purpose ASIC (application specified integrated circuit) 
hardware and general-purpose processors (Wei et al., 2005). Recently, Li et al. (2003) utilized 
an FPGA to implement autonomous fuzzy behavior control on mobile robot. Lin et al., (2005) 
presented a fuzzy sliding-mode control for a linear induction motor drive based on FPGA. But, 
due to the fuzzy inference mechanism module adopts parallel processing circuits, it consumes 
much more FPGA resources; therefore limited fuzzy rules are used in their proposed method.  
To solve the aforementioned problem, this work firstly proposed to use an FPGA and an 
embedded NiosII processor to develop a control IC for PMLSM. The control IC has two 
modules. One module performs the functions of the PTP motion trajectory for PMLSM. The 
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other module performs the functions of position/speed/current controllers of PMLSM 
drive. The former is implemented by software using Nios II embedded processor and the 
latter included by an AFC circuit, QEP (Quadrature Encoder Pulse) capture circuits, 
SVPWM (Space Vector Pulse Width Modulation) circuits, ADC interface circuit and current 
vector control circuit are implemented by hardware in FPGA. Secondly, to reduce the usage 
of FPGA resource, an FSM (Finite-State Machine) joined by a multiplier, an adder, a lookup 
table, and some comparators and registers is presented to model the circuits of AFC, 
SVPWM and current vector control. And VHDL (VHSIC hardware description language) is 
adopted to describe the circuits of the FSM (Hsu et al., 1996). Therefore, the 
hardware/software co-design technology can make the controller of PMLSM more compact, 
flexible, better performance and less cost. The FPGA chip employed herein is an Altera 
Stratix II EP2S60F672C5 (Altera, 2008) with 48,352 ALUTs, maximum 492 user I/O pins, 36 
DSP blocks, 2,544,192 bits of RAM, and a Nios II embedded processor. Finally, an 
experimental system including an FPGA experimental board, an inverter and a PMLSM, is 
set up to verify the correctness and effectiveness of the proposed method. 
The core idea and some results of this work have been published in the IEEE ICIT2006 
conference (Kung, et al., 2006). This work exposes more clearly technical description in control 
IC design of PMLSM. The organization of this chapter is that the first section is the 
introduction, the second session describes the mathematical model of PMLSM, current vector 
control and position AFC design, the third session presents the control IC design, the fourth 
session shows the experimental system and results, and the final session is the conclusion. 
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Fig. 1. The architecture of the FPGA-based position control IC for PMLSM drive system 
2. System description of PMLSM drive and AFC design 
The internal architecture of the proposed FPGA-based controller system for a PMLSM drive 
is shown in Fig. 1. A PTP motion trajectory, an AFC in the position loop, a P controller in the 
speed loop and a current vector control scheme for PMLSM are all realized in one FPGA. 
2.1 Mathematical model of the PMLSM drive 
The dynamic model of a typical PMLSM can be described in the synchronous rotating 
reference frame, as follows 
 
1
v
Ldi R qd s i x id p q ddt L L Ld d d
π
τ= − + +$  (1) 
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di L Rq fd sx i i xp d q p qdt L L L Lq q q q
π λπ
τ τ= − − − +$ $  (2) 
where vd, vq are the d and q axis voltages; id, iq, are the d and q axis currents, Rs is the phase 
winding resistance; Ld,   Lq   are  the d  and  q  axis   inductance;  xp
$    is  the translator speed; 
fλ  is the permanent magnet flux linkage; τ is the pole pitch. The developed electromagnetic 
thrust force is given by  
 
3
(( ) )
2
F L L i ie d q d f q
π λτ= − +  (3) 
The current control of a PMLSM drive is based on a vector control approach. That is, if we 
control id to 0 in Fig.1, the PMLSM will be decoupled, so that control a PMLSM will become 
easy as to control a DC linear motor. After simplification and considering the mechanical 
load, the model of a PMLSM can be written as the following equations, 
 
3
 
2
F i K ie f q t q
π λτ= Δ  (4) 
with  
 
3
 
2
Kt f
π λτ=  (5) 
and the mechanical dynamic equation of PMLSM is 
 
2
2
d x dxp p
F F M Be L m m dtdt
− = +  (6) 
where Fe , Kt , Mm , Bm  and LF represent the motor thrust force, the force constant, the total 
mass of the moving element, the viscous friction coefficient and the external force, 
respectively. 
The current loop of the PMLSM drive in Fig.1 includes PI controller, coordinate 
transformations of Clark, Modified inverse Clark, Park, inverse Park, SVPWM (Space Vector 
Pulse Width Muldulation), pulse signal detection of the encoder etc. The coordination 
transformation of the PMLSM in Fig. 1 can be described in synchronous rotating reference 
frame. Figure 2 is the coordination system in rotating motor which includes stationary a-b-c 
frame, stationary α-β frame and synchronously rotating d-q frame. Further, the formulations 
among three coordination systems are presented as follows.  
1. Clarke: stationary a-b-c frame to stationary α-β frame. 
 
2 1 1
3 3 3
1 1
0
3 3
a
b
c
i
i
i
i
i
α
β
− −⎡ ⎤ ⎡ ⎤⎢ ⎥⎡ ⎤ ⎢ ⎥⎢ ⎥=⎢ ⎥ ⎢ ⎥−⎢ ⎥⎣ ⎦ ⎢ ⎥⎣ ⎦⎢ ⎥⎣ ⎦
 (7) 
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Fig. 2. Transformation between stationary axes and rotating axes 
2. Modified Clarke-1: stationary α-β frame to stationary a-b-c frame. 
 31
2 2
31
2 2
1 0
a
b
c
v
v
v
v
v
β
α
−
−−
⎡ ⎤⎡ ⎤ ⎢ ⎥ ⎡ ⎤⎢ ⎥ ⎢ ⎥= ⎢ ⎥⎢ ⎥ ⎢ ⎥ ⎣ ⎦⎢ ⎥⎣ ⎦ ⎢ ⎥⎣ ⎦
 (8) 
3. Park: stationary α-β frame to rotating d-q frame. 
 
cos sin
sin cos
d e e
q e e
i i
i i
α
β
θ θ
θ θ
⎡ ⎤ ⎡ ⎤⎡ ⎤=⎢ ⎥ ⎢ ⎥⎢ ⎥−⎣ ⎦ ⎣ ⎦⎣ ⎦
  (9) 
4. Park-1: rotating d-q frame to stationary α-β frame. 
 
cos sin
sin cos
de e
qe e
vv
vv
α
β
θ θ
θ θ
⎡ ⎤−⎡ ⎤ ⎡ ⎤= ⎢ ⎥⎢ ⎥ ⎢ ⎥⎣ ⎦⎣ ⎦ ⎣ ⎦
 (10) 
where eθ  is the electrical angle.  
In Fig. 1, two digital PI controllers are presented in the current loop of PMSM. For the 
example in d frame, the formulation is shown as follows. 
 *( ) ( ) ( )d d de k i k i k= −  (11) 
 _ _  ( ) ( )p d p d dv k k e k=  (12) 
 _ _ _  ( ) ( 1) ( 1)i d i d i d dv k v k k e k= − + −  (13) 
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 _ _( ) ( ) ( )d p d i dv k v k v k= +  (14) 
the de  is the error between current command and measured current. The _p dk , _i dk  are P 
controller gain and I controller gain, respectively. The _ ( )p dv k , _ ( )i dv k , ( )dv k  are the output 
of P controller only, I controller only and the PI controller, respectively. Similarity, the 
formulation of PI controller in q frame is the same. 
2.2 Design scheme of Space Vector Pulse Width Modulation (SVPWM) 
SVPWM is a special switching scheme of a 3-phase power converter with the six power 
transistors. The typical structure of 3-phase power converter is shown in Fig. 3. According to 
the ON/OFF switching of upper transistors in Fig. 3, there have eight possible combinations. 
The eight vectors are called basic space vectors and they are denoted by U0, U60, U120, U180, 
U240, U300, O000 and O111, which are shown in Fig. 4. Using the Clarke transformation, the project 
values in ǂ-ǃ axis for six basic space vectors can be obtained and are also shown in Fig. 4. The 
SVPWM technique is applied to approximate the reference voltage Uout, and it combines of the 
switching pattern with the basic space vectors. Therefore, the motor-voltage vector Uout will be 
located at one of the six sectors (S3, S1, S5, S4, S6, S2) at any given time. Thus, for any PWM 
period, it can be approximated by the vector sum of two vector components lying on the two 
adjacent basic vectors, as the following: 
 0 000 1111 2 60
(   )
out X X
T O or OT T
U U U
T T T
+= + + , (15) 
where 0T = 1 2T T T− −  and T  is half of PWM carrier period. The detailed design scheme is 
described as following steps: 
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)011(180U
)010(120U )110(60U
)100(0U
)101(300U)001(240U
1T
2T out
U
4
S
3
S
2
S
6
S
1
S
5
S
͉
͊
)
3
,
3
( DCDC
VV
)
3
,
3
( DCDC
VV−
)
3
,
3
( DCDC
VV −)
3
,
3
( DCDC
VV −−
)0,
3
2
( DCV)0,3
2
( DCV−
 
Fig. 4. Basic vector space and switching patterns 
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1. Calculation of T1 and T2: Any output voltage can be projected into each adjacent basic 
vector in SVPWM strategy. For example, the output voltage vector Uout in the sector S3 
can be the combination of U0 and U60 shown in Fig. 4. Therefore, the calculation of T1 
and T2 can be shown as,  
 0
2
3
DCU V α= f  (16) 
 60
1 1
3 3
DC DCU V Vα β= +
ff
 (17) 
If we substitute (16)~(17) into (15), we obtain  
 
1 2 1 2
0 60
2
( ) ( )
3 3 3
 
DC DC
out DC
V VT T T T
U U U V
T T T T
V Vα β
α α β
α β
= + = + +
Δ +
ff f
ff  (18) 
and compare the coefficient  in (18), thus  
 
1 (3 3 )
2 DC
T
T V V
V
α β= −  (19) 
 2 3
DC
T
T V
V
β=  (20) 
In the similar way, the T1 and T2 in other sector can be derived and be rearranged in 
Table 1, which TX, TY and TZ are represented as the followings:  
 3X
DC
T
T V
V
β=  (21) 
 (3 3 )
2
Y
DC
T
T V V
V
α β= +  (22) 
 ( 3 3 )
2
Z
DC
T
T V V
V
α β= − +  (23) 
If it is at the saturation condition T1 + T2 > T, the T1 and T2 should be modified as: 
 1 1
1 2
SAT
T
T T
T T
= +  (24) 
 2 2
1 2
SAT
T
T T
T T
= +  (25) 
2. Determination of the duty cycles and CMPx: After the calculation of T1 and T2, it has to re-
transfer it to the duty cycles and CMPx values to generate the PWM output signals for 
controlling the power transistor switching time in Fig. 3. First, the duty cycles are 
defined as Taon, Tbon and Tcon which are calculated as the follows: 
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 Taon = (T-T1 -T2)/2 = T0/2 (26) 
 Tbon = Taon +T1 (27) 
 Tcon = Tbon+T2 (28) 
Then, the CMP1~CMP3 values can be obtained in Table 2, depend on the sector number. 
For example in S3 sector, its output waveforms PWM1~PWM3 are depicted in Fig. 5 with 
the duty time at U0 (100), U60 (110) and zero vector (O0 and O111) be T1, T2, T0, respectively. 
3. Determination of the sector: To determine the sector, we first modified the Clarke-1 
transformation as follows,  
 31
2 2
31
2 2
1 0
rfx
rfy
rfz
V
V
V
V
V
β
α
−
−−
⎡ ⎤⎡ ⎤ ⎢ ⎥⎢ ⎥ ⎡ ⎤⎢ ⎥=⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎣ ⎦⎢ ⎥ ⎢ ⎥⎢ ⎥⎣ ⎦ ⎣ ⎦
 (29) 
then, the output waveforms of Vrfx, Vrfy and Vrfz for sinusoid wave inputs ( ,V Vα β ) can 
be calculated and shown in Fig. 6. They can determine the sector according to the 
following rules: 
 
If V  0 then a 1 else a 0
If V  0 then b 1 else b 0
If V  0 then c 1 else c 0
Sector  a 2b 4c
rfx
rfy
rfz
> = =
> = =
> = =
= + +
 (30) 
From equations (21)~(23) and (29), we have. 
 
3
rfxx
y rfz
DC
Z rfy
VT
T
T V
V
T V
⎡ ⎤⎡ ⎤ ⎢ ⎥⎢ ⎥ = −⎢ ⎥⎢ ⎥ ⎢ ⎥⎢ ⎥ −⎣ ⎦ ⎢ ⎥⎣ ⎦
. (31) 
Tx, Ty and Tz can be derived directly from Vrfx, Vrfy and Vrfz. 
 
 S3 S1 S5 S4 S6 S2 
T1 - TZ TZ TX - TX - TY TY 
T2 TX TY - TY TZ - TZ - TX 
Table 1. T1 and T2 in all specific sectors 
 
Sector
S3 S1 S5 S4 S6 S2 
CMP1 Taon Tbon Tcon Tcon Tbon Taon 
CMP2 Tbon Taon Taon Tbon Tcon Tcon 
CMP3 Tcon Tcon Tbon Taon Taon Tbon 
Table 2. Assigning duty cycle to CMPx in any sector 
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Fig. 5. PWM patterns and duty cycle operating at all sectors 
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Fig. 6. 3-phase sinusoid output waveform 
4. Computation procedures of SVPWM design: SVPWM design method is summary as 
following procedures.  
Step 1. Determination of the sector according to the rule shown in (30), where Vrfx , Vrfy , Vrfz  
are the input signals of the SVPWM block circuit in Fig.1. 
Step 2. Calculation of TX, TY and TZ from (31). 
Step 3. Determination of T1 and T2 from Table 1. If it is at the saturation condition, we can 
use (24) and (25) to modify the T1 and T2. 
Step 4. Determination of the duty cycle Taon, Tbon, Tcon from (26)~(28). 
Step 5. Assignment of the duty cycles to CMP1, CMP2 and CMP3 from Table 2.  
2.3 Adaptive fuzzy controller (AFC) in position control loop 
The blue dash rectangular area in Fig. 1 presents the architecture of an AFC for the PMLSM 
drive. It consists of a fuzzy controller, a reference model and a parameter adjusting 
mechanism. Detailed description of these is as follows. 
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1. Fuzzy controller (FC): 
In Fig.1, the tracking error and the change of the error, e, de are defined as 
 ( ) ( ) ( )m pe k x k x k= −  (32) 
 ( ) ( ) ( 1)de k e k e k= − −  (33) 
and e, de and uf are input and output variables of FC, respectively. The fuzzifier gains eK , 
deK  and defuzzifier gain uK  are used in the normalization and denormalization condition. 
The design procedure of the FC is as follows:   
a. Take the e and de as the input variables of the FC, and define their linguist variables 
as E and dE. The linguist value of E and dE are {A0, A1, A2, A3, A4, A5, A6} and {B0, B1, 
B2, B3, B4, B5, B6}, respectively. Each linguist value of E and dE is based on the 
symmetrical triangular membership function which is shown in Fig.7. The 
symmetrical triangular membership function are determined uniquely by three real 
numbers 1 2 3ξ ξ ξ≤ ≤ , if one fixes 1 3( ) ( ) 0f fξ ξ= =  and 2( ) 1f ξ = . With respect to the 
universe of discourse of [-6.6], the numbers for these linguistic values are selected as 
follows:  
 
{ } { } { }
{ } { } { } { }
0 0 1 1 2 2 3
3 4 4 5 5 6 6
:  6, 6, 4 ,  : 6, 4, 2 ,  : 4, 2,0 ,  
: 2,0,2 , : 0,2,4 ,  : 2,4,6 ,  : 4,6,6
A B A B A B A
B A B A B A B
= − − − = − − − = − − =
= − = = =  (34) 
b. Compute the membership degree of the e and de. Figure 7 shows that the only two 
linguistic values are excited (resulting in a non-zero membership) in any input value, 
and the membership degree is obtained by 
 1( )
2i
i
A
e e
eμ + −=   and   
1
( ) 1 ( )
i iA A
e eμ μ+ = −  (35) 
where 1 6 2 * ( 1)ie i+ Δ − + + . Similar results can be obtained in computing the membership 
degree ( )
jB
deμ .   
c. Select the initial fuzzy control rules, such as, 
 i j j,iIF    is A   and  e is B    THEN    is  cfe uΔ  (36) 
where i and j = 0~6, Ai and Bj are fuzzy number, and cj,i is a real number. The graph of the 
fuzzy rule table and the fuzzification are shown in Fig. 7. 
d. Construct the output of the fuzzy system uf(e,de) by using the singleton fuzzifier, 
product-inference rule, and central average defuzzifier method. Although there are 
total 49 fuzzy rules in Fig. 7 will be inferred, actually only 4 fuzzy rules can be 
effectively excited to generate a non-zero output. Therefore, if an error e is located 
between ei and ei+1, and an error change de is located between dej and dej+1, only four 
linguistic values Ai, Ai+1, Bj, Bj+1 and corresponding consequent values cj,i, cj+1,i, cj,i+1, 
cj+1,i+1 can be excited, and the output of the fuzzy system can be inferred by the 
following expression: 
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11
, 11
, ,11
[ ( ) * ( )]
( , )   *
( ) * ( )
n m
n m
ji
m n A B ji
n i m j
f m n n mji
n i m j
A B
n i m j
c e de
u e de c d
e de
μ μ
μ μ
++
++= =
++ = =
= =
= Δ
∑∑
∑∑
∑∑
 (37) 
where ,  ( ) * ( )n mn m A Bd e deμ μΔ . And those ,i jc are adjustable parameters. In addition, by using 
(35), it is straightforward to obtain 
11
,  1
ji
n m
n i m j
d
++
= =
=∑∑  in (37).  
2. Reference model (RM): 
Second order system is usually as the RM in the adaptive control system. Therefore, the 
transfer function of the RM in Fig.1 can be expressed as 
 
2
* 2 2
( )
( ) 2
m n
p n n
x s
x s s s
ω
ςω ω= + +  (38) 
where nω is natural frequency and ς  is damping ratio. Furthermore, because the 
characteristics of no overshoot, fast response and zero steady-state error are the important 
factors in the design of a PMLSM servo system; therefore, it can be considered as the 
selective criterion of nω  and ς . The design methodology is described as follows: Firstly, 
the (38) matches the requirement of a zero steady-state error condition. Secondly, if we 
choose 1ς ≥ , it can guarantee no overshoot condition. Especially, the critical damp value 
1ς =  has a fastest step response. Hence, the relation between the rising time tr and the 
natural frequency nω  for a step input response in (38) can be derived and shown as 
follows. 
 (1 ) 0.1n rtn rt e
ωω −+ =  (39) 
Once the tr is chosen, the natural frequency nω  can be obtained. Furthermore, applying the 
bilinear transformation, (38) can be transformed to a discrete model by  
 
1 1 2
0 1 2
* 1 1 2
1 2
( )
( ) 1
m
p
x z a a z a z
x z b z b z
− − −
− − −
+ += + +   (40) 
and the difference equation is written as. 
 * * *1 2 0 1 2( ) ( 1) ( 2) ( ) ( 1) ( 2)m m m p p px k b x k b x k a x k a x k a x k= − − − − + + − + −  (41) 
3. Parameter adjusting mechanism: 
The gradient descent method is used to derive the AFC control law in Fig. 1. The objective of 
the parameters adjustment in FC is to minimize the square error between the mover position 
and the output of the RM. The instantaneous cost function is defined by 
 
221 1( 1) ( 1) ( 1) ( 1)
2 2
m m pJ k e k x k x k⎡ ⎤+ = + = + − +⎣ ⎦  (42) 
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Fig. 7. The symmetrical triangular membership function of e and de, fuzzy rule table, fuzzy 
inference and fuzzification 
and the four defuzzifier parameters of  cj,i, cj+1,i, cj,i+1, cj+1,i+1 are adjusted according to 
 ,
, ,
( 1) ( 1)
( 1)
( ) ( )
m n
m n m n
J k J k
c k
c k c k
α∂ + ∂ +Δ + ∝ − = −∂ ∂  (43) 
with m = j, j+1, n = i,i+1 and where α  represents learning rate. However, following the 
similar derivation with (Kung & Tsai, 2007), the ,m ncΔ  can be obtained as  
 , , ,( )  ( ) ( )  ( ) ( ) ( )m n p i v n m p i v n mc k K K K e k d K K Sign K e k dα αΔ = + Ψ ≈ + Ψ  (44) 
with m = j, j+1 and n = i,i+1. Because the motor parameter Ψ  is not easily to determined, so 
the sign( Ψ ) is used in (44). The sign (.) represents the sign operator. 
4. Point-to-point (PTP) Motion Trajectory 
The PTP trajectory is considered to evaluate the motion performance in PMLSM. For 
smoothing the move of the PMLSM at the start and stop condition, the motion trajectory 
is designed with the trapezoidal velocity profile and its formulation is shown as 
follows.  
 
2
0 a
m a a a d
2
d m d d d s
1
At s                                  0 t t
2
s(t) v (t-t ) s(t )                          t t t      
1
- A(t-t ) v (t-t ) s(t )     t t t
2
⎧ + ≤ ≤⎪⎪= + ≤ ≤⎨⎪⎪ + + ≤ ≤⎩
 (45) 
Where 0<t<ta is at the acceleration region, ta<t<td is at the constant velocity region, and 
td<t<ts is at the deceleration region. The S represents the position command; A is the 
acceleration/deceleration value; s0 is the initial position; vm is the maximum velocity; ta, td 
and ts represents the end time of the acceleration region, the start time of the deceleration 
region and the end time of the trapezoidal motion, respectively. 
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3. The design of a motion control IC for PMLSM drive 
Figure 8 illustrates the internal architecture of the proposed FPGA implementation of a PTP 
motion trajectory, an AFC and a current vector controller for PMLSM drive system. The 
internal circuit comprises a Nios II embedded processor IP (Intelligent Properties) and a 
position control IP. The Nios II processor is depicted to perform the function of the PTP 
motion trajectory, generate the position command, collect the response data and 
communicate with external device. All programs in Nios II processor are coded in the C 
language. The position control IP includes mainly a circuit of the position AFC and speed P 
controller, a circuit for current controllers and coordinate transformation (CCCT), a QEP 
circuit, a SVPWM circuit and an ADC interface circuit. The sampling frequency of the 
position control loop is designed with 2kHz. The frequency divider generates 50 Mhz (Clk), 
25 Mhz (Clk-step), 12 kHz (Clk-cur), and 2 kHz (Clk-sp) clock to supply all circuits in Fig. 8. 
The internal circuit of CCCT performs the function of two PI controllers, table look-up for 
sin/cos function and the coordinate transformation for Clark, Park, inverse Park, modified 
inverse Clarke. The CCCT circuit designed by FSM is shown in Fig. 9, which uses one adder, 
one multiplier, an one-bit left shifter, a look-up-table and manipulates 24 steps machine to 
carry out the overall computation. The data type is 12-bit length with Q11 format and 2’s 
complement operation. In Fig. 9, steps s0~s1 is for the look-up sin/cos table; steps s2~s5 and 
s5~s8 are for the transformation of Clarke and Park, respectively; steps s9~s14 is for the 
computation of d-axis and q-axis PI controller; and steps s15~s19 and s20~s23 represent the 
transformation of the inverse Park and the modified inverse Clarke, respectively. The   
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Fig. 8. Internal architecture of a motion control IC for PMLSM in FPGA 
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Fig. 9. Designed CCCT circuit in Fig. 8 
operation of each step in FPGA can be completed within 40ns (25 MHz clock); therefore total 
24 steps need 0.96 μs operation time. Although the FSM method needs more operation time 
than the parallel processing method in executing CCCT circuit, it doesn’t loss any control 
performance in overall system because the 0.96 μs operation time is much less than the 
designed sampling interval, 62.5 μs (16 kHz) of current control loop in Fig. 1. To prevent 
numerical overflow and alleviate windup phenomenon, the output values of I controller 
and PI controller are both limited within a specific range. 
An FSM is also employed to model the AFC of the position loop and P controller of the 
speed loop in PMLSM and shown in Fig. 10, which uses one adder, one multiplier, a look-up 
table, comparators, registers, etc. and manipulates 35 steps machine to carry out the overall 
computation. With exception of the data type in reference model are 24-bits, others data 
type are designed with 12-bits length, 2’s complement and Q11 format. Although the 
algorithm of AFC is highly complexity, the FSM can give a very adequate modeling and 
easily be described by VHDL. Furthermore, steps s0~s6 execute the computation of reference 
model output; steps s6~s9 are for the computation of mover velocity, position error and error 
change; steps s9~s12 execute the function of the fuzzification; s13 describe the look-up table 
and s14~s22 defuzzification; and steps s23~s34 execute the computation of velocity and current 
command output, and the tuning of fuzzy rule parameters. The SD is the section 
determination of e and de and the RS,1 represents the right shift function with one bit. The 
operation of each step in Fig.10 can be completed within 40ns (25 MHz clock) in FPGA; 
therefore total 35 steps need a 1.4μs operation time. It doesn’t loss any control performance 
for the overall system because the operation time with 1.4μs is much less than the sampling 
interval, 500 μs (2 kHz), of the position control loop in Fig.1. In Fig. 8, the SVPWM circuit 
and QEP circuit are presented in Fig. 11(a) and Fig. 11(b). The SVPWM circuit in Fig.11(a) 
herein is designed to be 16 kHz frequency and 1μs dead-band, respectively. The algorithm  
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Fig. 10. State diagram of an FSM for describing the AFC in position loop and P controller in 
speed loop 
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of SVPWM refers to Section 2.2. The circuit of the QEP module is shown in Fig.11(b), which 
consists of two digital filters, a decoder and an up-down counter. The filter is used for 
reducing the noise effect of the input signals PA and PB. The pulse count signal PLS and the 
rotating direction signal DIR are obtained using the filtered signals through the decoder 
circuit. The PLS signal is a four times frequency pulses of the input signals PA or PB. The 
Qep value can be obtained using PLS and DIR signals through a directional up-down 
counter. The overall resource usage of the AFC circuit needs 8,055 ALUTs, the Nios II 
embedded processor IP needs 8,275 ALUTs and 46,848 RAM bits and the position control IP 
needs 12,269 ALUTs and 297,984 RAM bits in FPGA. Therefore, the motion control IC uses 
42.4% ALUTs resource and 13.6% RAM resource of Stratix II EP2S60.  
4. Experimental results 
The overall experimental system depicted in Fig.1 includes an FPGA (Stratix II 
EP2S60F672C5), a voltage source IGBT inverter and a PMLSM. The PMLSM was 
manufactured by the BALDOR electric company; and it is a single-axis stage with a cog-free 
linear motor and a stroke length with 600mm. The parameters of the motor are: Rs = 27 Ω , 
Ld = Lq = 23.3 mH, Kt = 79.9N/A. The input voltage, continuous current, peak current (10% 
duty) and continuous power of the PMLSM are 220V, 1.6A, 4.8A and 54W, respectively. The 
maximum speed and acceleration are 4m/s and 4 g but depend on external load. The 
moving mass is 2.5Kg, the maximum payload is 22.5Kg and the maximum thrust force is 
73N under continuous operating conditions. A linear encoder with a resolution of 5μm is 
mounted on the PMLSM as the position sensor, and the pole pitch is 30.5mm (about 6100 
pulses). The inverter has three sets of IGBT power transistors. The collector-emitter voltage 
of the IGBT is rated 600V; the gate-emitter voltage is rated ±20V, and the DC collector 
current is rated 25A and in short time (1ms) is 50A. The photo-IC, Toshiba TLP250, is used 
in the gate driving circuit of IGBT.  Input signals of the inverter are PWM signals from the 
FPGA device. 
For validating the effectiveness of the current vector control in Fig. 1, the input current 
command, * *( , ) (0 ,  1 )d qi i A A=  is set, and the measured currents of di , qi  are shown in Fig. 
12(a), the corresponding currents in a-b-c axes and in α β−  axes are shown in Fig. 12(b) and 
Fig. 12(c), respectively. In Fig. 12, as a result of the EMI effect in the motor driver board, the 
ripple in measured current has a little high. Nevertheless, the experiment result is still 
presented that the measured current could tracks the current command. Furthermore, it not 
merely validates the function of the current vector control, but also could make the PMLSM 
decouple. 
Have confirmed the effectiveness of the current loop vector control in the PMLSM drive in 
loop, the realization of position controller based on the FPGA in Fig.1 is further evaluated. 
The control sampling frequency of the current, speed and position loops are designed as 
16kHz, 2kHz and 2kHz, respectively. In the proposed motion control IC, the current 
controller, the speed controller and the adaptive fuzzy position controller are all realized by 
hardware in FPGA, and the PTP motion trajectory algorithm is implemented by software 
using the Nios II embedded processor. The speed controller adopts a P controller with gain 
Kv=1.4.The AFC is used in the position loop, the membership function and the initial fuzzy 
rule table are designed as Fig.13(a), and the PI gains are chosen by Kp=2.5, Ki=0.08. The 
transfer function of the reference model is selected by a second order system with the 
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natural frequency of 40 rad/s and damping ratio of 1. The step response is first tested to 
evaluate the performance of the proposed controller. Figure 14 shows the position step 
responses of the mover under a payload of 0 Kg and 11 Kg using the FC (learning rate=0) 
when the position command is a 4/3Hz square wave signal with a 10mm amplitude. The 
parameters ci,j of the fuzzy rule table are adequately selected in Fig. 13(a) at the 0kg payload 
condition, and the step response shows a good dynamic response with a rising time of 0.1s, 
no overshoot and a near-zero steady state in Fig. 14(a). However, when a 11 kg load is   
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Fig. 13. Fuzzy membership function and (a) the initial fuzzy rule table in experiment (b) the 
tuned fuzzy rule table at 4th second 
added upon the mover and the same fuzzy control rule table and controller parameters are 
used, the position dynamic response worsens and exhibits a 14.2% overshoot in Fig. 14(b). It 
reveals that the dynamic performance of the PMLSM is affected by the payload on the 
mover. Accordingly, an AFC is adopted in Fig.1 to solve this problem. When the proposed 
AFC is used with learning rate being 0.1, the tracking results are highly improved and 
presented in Fig. 15. Initially, the mover of the PMLSM tracks the output of the reference 
model with oscillation. After five square wave commands, the ci,j parameters are tuned to 
adequate values which is shown in Fig. 13(b), and  the mover can closely follow the output 
of the reference model. Simultaneously, in Fig. 15(c), the peak of the instantaneous cost 
function is gradually decayed to a constant value. Secondly, the frequency response is 
considered to evaluate the performance of the proposed controller. A tested input signal of a 
sinusoid wave with 10mm amplitude and the frequency variation from initial 2 Hz to final 6 
Hz is provided. In this design, the frequency tracking response and the tracking error of the 
PMLSM without and with adaptation under 11kg payload are shown in Fig. 16 and Fig.17. 
Figure 17 reveals that the position tracking error by using the AFC (learning rate=0.1) is only 
0.35~0.7 times of that obtained by using the FC in Fig.16. However, Fig.16 reveals the phase 
lag phenomenon using the FC is more serious than using the AFC in Fig.17. Finally, to test 
the tracking performance of a PTP motion trajectory, a repeated go-and-return displacement 
motion command with a trapezoidal velocity profile under 11kg payload  is provided, and 
the overall displacement, the maximum velocity and the acceleration/ deceleration are 
designed to be 400 mm, 1m/s and 3.6m/s2, respectively. The tracking results concerning the 
displacement trajectory and its velocity profile corresponding to the aforementioned input 
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commands using the FC and the AFC are shown in Fig. 18 and Fig. 19, respectively. The 
experimental results reveal that both in position and velocity response are well tracked, but 
the position tracking error by using the AFC is less than the one by using the FC. Therefore, 
the experimental results in Figs. 12 to 19 demonstrate that the proposed FPGA-based AFC 
and PTP motion trajectory for the PMLSM drive is effective and robust. 
5. Conclusion 
A motion control IC for a PMLSM drive based on the FPGA technology is successfully 
demonstrated in this chapter. The conclusions herein are summarized as follows. Firstly, an 
FSM joined by one multiplier, one adder, one LUT, some comparators and registers has 
been employed to model the overall AFC algorithm for the PMLSM, such that it not only is 
easily implemented by VHDL but also can reduce the FPGA resources usage. Secondly, the 
functionalities required to build a fully digital motion controller of the PMLSM, such as a 
PTP motion trajectory, an AFC in the position loop, a P controller in the speed loop and a 
current vector controller are all realized within one FPGA. Thirdly, the PTP motion 
trajectory scheme is implemented in software by using Nios II embedded processor and the 
AFC and the current vector controller algorithm are implemented in hardware by FPGA. 
The software/hardware co-design technology with the parallel processing can make the 
system performance increased. Finally, the experimental results by step response, frequency 
response and PTP motion tracking have been revealed well performance in the proposed 
FPGA-based PMLSM motion control system. 
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Fig. 14. The position and current responses of a step position command using the FC under 
(a) 0kg and (b) 11 kg payload 
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Fig. 15. The (a) position (b) current and (c) cost function responses of a step position 
command using the AFC under 11 kg payload 
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Fig. 16. (a) The frequency and (b) the position error responses of a 2Hz to 6Hz sinusoid 
input signal using the FC under 11 kg payload  
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Fig. 17. (a) The frequency and (b) the position error responses of a 2Hz to 6Hz sinusoid 
input signal using the AFC under 11 kg payload  
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Fig. 18. The PTP motion trajectory experiment using the FC under a maximum velocity of 
1m/s, acceleration/deceleration of 3.6m/s2 and with 11kg payload and its (a) displacement 
tracking (b) velocity tracking (c) displacement tracking error responses 
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Fig. 19. The PTP motion trajectory experiment using the AFC under a maximum velocity of 
1m/s, acceleration/deceleration of 3.6m/s2 and with 11kg payload and its (a) displacement 
tracking (b) velocity tracking (c) displacement tracking error responses 
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